

FIG. 1

MODULE	STATE COVERAGE	BRANCH COVERAGE	. . .	TOGGLE COVERAGE
TOTAL	95.7% 1231/1286 (55)			
:				
Abcd	94.9% 148/156 (8)			
:				

FIG. 2





FIG. 3



**FIG. 4**

PRODUCT NAME	REGISTRATION DATES
aaaaa	1999/09/24
bbbbbb	1999/09/28
•	
•	
•	

**FIG. 5**

QUALITY RANK	: A (2001.12.19)
RTL CODE COVERAGE TOOL VERSION	: 6.000
RTL SIMULATOR	: Verilog-XLx.x
RELATED INFORMATION	

**FIG. 6**

PRODUCT NAME	: aaaaa
VERSION	:
CONTAINING IP NAME,	
PRESENCE OF UNVERIFIED FUNCTION, RANK	:
TEST PATTERN	
TYPE	: TSTL2
VERSION	:
DEPARTMENT	:
PERSON IN CHARGE	:
CONTACT ADDRESS	:

FIG. 7

MODULE	STATE COVERAGE		BRANCH COVERAGE		• • •	TOGGLE COVERAGE	
	PRE-ANALYSIS RESULT	ANALYSIS RESULT	PRE-ANALYSIS RESULT	ANALYSIS RESULT		PRE-ANALYSIS RESULT	ANALYSIS RESULT
TOTAL	95.7% 1231/1286 (55)	97.5% 1254/1286 (10+8+5/55)					
• • •							
Abcd	94.9% 148/156 (8)	98.0% 153/156 (2+2+1/8)					
• •							

**FIG. 8**

			ANALYSIS RESULT						
SERIAL NUMBER	LINE NUMBER	CORRESPONDING RTL DESCRIPTION	EXCLUDED BECAUSE OF UNUSED FUNCTION	EXCLUDED BECAUSE OF REDUNDANT DUE TO SPECIFIC TOOL	EXCLUDED BECAUSE OF INTENTIONAL REDUNDANT FOR EASY READING	UN-EXCLUDED BECAUSE OF INSUFFICIENT VERIFICATION PATTERN	UN-EXCLUDED BECAUSE OF INSUFFICIENT ANALYSIS	DETAILED COMMENT	
1	418		V						
2	721			V				DEFAULT DESCRIPTION CORRESPONDING TO SYNOPSIS DC	
3	1083						V		
4	1156				V				
N	2023					V			

X PORTIONS      Y PORTIONS      Z PORTIONS      W PORTIONS

FIG. 9




FIG. 10






FIG. 11

MODULE	STATE COVERAGE		BRANCH COVERAGE		• • •	FAULT COVERAGE	
	PRE-ANALYSIS RESULT	ANALYSIS RESULT	PRE-ANALYSIS RESULT	ANALYSIS RESULT		PRE-ANALYSIS RESULT	ANALYSIS RESULT
TOTAL	95.7% 1231/1286 (55)	97.5% 1254/1286 (10+8+5/55)					
• • •							
Abcd	94.9% 148/156 (8)	98.0% 153/156 (2+3/8)				93.2% 2983/3201 (218)	95.2% 3047/3201 (39+25/218)
• •							

FIG. 12

SERIAL NUMBER	FAULT LIST	NODE	ANALYSIS RESULT				DETAILED COMMENT
			EXCLUDED BECAUSE OF UNUSED FUNCTION	EXCLUDED BECAUSE OF OTHER REASONS	UN-EXCLUDED		
1	sa0	Abcd/xyyz[1]	V				
2	sa1	Abcd/awg		V			REDUNDANT FAULT
3	sa1	Abcd/wggza			V		INSUFFICIENT VERIFICATION PATTERN
N	sa0	Abcd/zxz	V				XXXX FUNCTION IS UNUSED

↑ X PORTIONS      ↑ Y PORTIONS

FIG. 13

SERIAL NUMBER	FAULT LIST	NODE	WEIGHT	ANALYSIS RESULT			DETAILED COMMENT
				EXCLUDED BECAUSE OF UNUSED FUNCTION	EXCLUDED BECAUSE OF OTHER REASONS	UN-EXCLUDED	
1	sa0	Abcd/xyyz[1]	237	V			
2	sa1	Abcd/awg	201		V		REDUNDANT FAULT
3	sa1	Abcd/wggza	127			V	INSUFFICIENT VERIFICATION PATTERN
N	sa0	Abcd/xz	20	V			XXXX FUNCTION IS UNUSED




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18

